

Objectives - Approach

Objectives

Interconnects

- Low-latency, unified compute & storage traffic

Storage

- Fast, distributed, in-node non-volatile memory

Applications

- Real applications: scientific computing data analytics


System Packaging Technology

- Compact, fully-immersed liquid cooling technology

Co-Design Approach

Prototype to be built:

In collaboration with ExaNoDe & ECOSCALE: FPGA Accelerators.



ExaNeST Rack-Scale Prototype

Dense Packaging 1: Quad-FPGA Daugther Board (QFDB)



- 4x Zynq FPGA = 16x ARM 64-bit A53 proc. cores + 10k DSP slices + 2.4 million logic elements
- 64 GB/s DRAM 2133MHz, ECC
- 250 GB/s SSD
- 10 off-board links x 10 Gbps
- 120x130 mm² board, 12 PCB layers, 1700 components, 46 power supplies, 16 power sensors
- 24 high-speed serial x16 Gbps + 144 LVDS-pair on-board links

Dense Packaging 2: Liquid Cooling



• Currently: vertical blades, fully immersed


• Next Generation: horizontal, sprinkled

The HPC Testbed




- Currently: 6 Blades = 24 QFDBs = 96 FPGAs = 384 cores (64-bit A53) + 1.5 TByte DRAM + 6 TByte SSD
- Runs full systems software stack & HPC jobs mgmt
- Runs full, real Applications
- Soon: twice the size

Interconnect



Storage



Applications

System
6x-10x LESS ENERGY
on HPCG and HPL

Number of FPGAs = Number of Intel Sockets, 4 cores each	HPCG		HPL	
	ExaNeST [kJ]	Intel Cluster [kJ]	ExaNeST [kJ]	Intel Cluster [kJ]
4	46	449	44	456
8	83	686	83	713
16	219	1264	168	1852
32	440	2864	300	2617

ExaHiNBody

1.3x LESS ENERGY
to solution

SGEMM
(single precision FP matrix multiply)

17 GFLOPS/Watt,
1100 GFLOPS (at 300 MHz,
82% DSP utilization)

Space-CNN (Convolutional Neural Network weight compression for space data classification)

One FPGA: 36 ms/frame,
8 Watt Vs Nvidia GTX 960 (16 SM): 43 ms/
frame, 75 Watt

QFDB: 265 GFLOPS,
(at 250 MHz) Vs
Nvidia Quadro K2200: 123 GFLOPS